

What is claimed is:

1. A high-speed transmission system having a low latency comprising a plurality of first transmitter circuits in a send side and a plurality of first data processing circuits in a receive side respectively, said first transmitter circuit and said first data processing circuits having been connected one to one via a transmission line,
wherein, so as to regulate a DLL circuit (620) that regulates timing of a sampling clock of a data signal of said first data processing circuit (600), a second transmitter circuit (300), a transmission line (900) and a second data processing circuit (700) are provided, and
wherein, when a second specific signal string was sent, a regulation start signal is caused to be distributed from said second data processing circuit (700), and
wherein regulation is caused to be made for said DLL circuit (620) by a regulating signal string, and
wherein data starting with a bit next to a first specific signal string detected in a data signal for which a serial-parallel conversion was made is written into a FIFO circuit (660), simultaneously a read address synchronized with a system clock (CLKSYS) is generated from a third specific signal string that came to said second data processing circuit (700), and

10000153-120404

whereby recovery is made for data.

2. The high-speed transmission system having a low latency according to claim 1, wherein a clock for
5 transmission having a $n/2$ multiple frequency, which was synchronized with a system clock (CLKSYS), is distributed from a first analogue PLL circuit (100) to said first data processing circuit (600) and said second data processing circuit (700) via a driver (140), a transmission line
10 (1000) and a receiver (540), said clock for transmission being distributed to said first transmitter circuit (200) and said second transmitter circuit (300).

3. A high-speed transmission system having a low
15 latency comprising a plurality of first transmitter circuits in a send side and a plurality of first data processing circuits in a receive side respectively, said first transmitter circuit and said first data processing circuits having been connected one to one via a
20 transmission line, comprising:
a plurality of first transmitter circuits (200)
including:
a n (a multiple of 2)-bit register (210) that receives data with a system clock (CLKSYS) with which the above
25 input parallel was prepared by splitting an input parallel

10000153 2044
FOHOF EST0001

data, or a clock having the same frequency as that of the above system clock (CLKSYS); and

parallel-serial conversion circuits (220 and 230) that convert a parallel data signal that is output of said n(a multiple of 2)-bit register (210) into a serial data signal using a clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS) or a divided clock of said clock for transmission;

10 when an invalid data string, a regulation signal string that changes surely into 1 and 0, and a first specific signal string comes out at a free or a certain period from said first transmitter circuit (200), so that start times of the invalid data string and a second specific signal string become same and the finish times of the first specific signal string and a third specific signal string become same, a regulation controlling logic circuit (400) that generates the second specific signal string, the regulation signal string that changes surely into 1 and 0, and the third specific signal string;

a second transmitter circuits (300) including:

a n-bit register (310) that receives an output signal of said regulation controlling logic circuit (400) with the system clock (CLKSYS) or a clock having the same frequency as that of the above system clock (CLKSYS); and

parallel-serial conversion circuits (320 and 330) that convert a parallel data signal that is output of this n-bit register (310) into a serial data signal using a clock for transmission having a $n/2$ multiple frequency, which
5 was synchronized with the system clock (CLKSYS), or a demultiplied clock of said clock for transmission;

said plurality of data processing circuits (600) including:

a DLL circuit (620) that makes phase comparison between
10 output of the DLL circuit (620) that sets at input the clock for transmission having a $n/2$ multiple frequency of the system clock (CLKSYS) synchronized the clock for transmission used in said first transmitter circuits (200), and a serial data signal from said first transmitter
15 circuits (200) to regulate a sampling lock so as to have timing at the center of data;

sampler and serial-parallel conversion circuits (630 and 640) that sample a serial data signal from the sampling clock to convert it into a parallel data signal;

20 a first start-aligned detection circuit (650) that resets a regulation control signal (strt) indicating a regulation start and a regulation finish of said DLL circuit (620) when the regulation start signal comes out, releases a hold of a flip-flop that stored a lead bit
25 position, compares the first specific signal string with a

10000353-120404

parallel data signal that is output of said serial
parallel conversion circuits (630 and 640) that sets the
regulation control signal (strt) in the event that they
accorded when the regulation control signal (strt) was

5 reset, and stores and holds the lead bit position;

an alignment circuit (650) that invalidates output with
the regulation control signal (strt) reset by this first
start-aligned detection circuit (650), and, according to
storage result of the lead bit position of said first

10 start-aligned detection circuit (650) when the regulation
control signal (strt) was set in said first start-aligned
detection circuit (650), outputs n bits starting with a
bit next to the signal string, that accorded, as data
every n bits;

15 a write address generation circuit (661) that stops when
the regulation control signal (strt) of said first start-
aligned detection circuit (650) is a reset, and generates
write addresses that circulate starting with the address 0
until the address (m-1) when it is a set;

20 a m-address n-bit FIFO circuit (660) that sequentially
writes the output of said alignment circuit (650) into the
designated address according to the output of this write
address generation circuit(661);

a m-way n-bit multiplexer (670) selects a data signal
25 of the address designated by the read address written in

10000153 120401

said m-address n-bit FIFO circuit (660), being
synchronized with the system clock (CLKSYS); and

a n-bit register(680) that writes the output of this m-
way n-bit multiplexer (670);

5 a second data processing circuit (700) that is
configured of:

a DLL circuit (720) that makes phase comparison between
the output of the DLL circuit (720) that sets at the input
the clock for transmission having a $n/2$ multiple frequency
10 of the system clock (CLKSYS) synchronized with the clock
for transmission used in said second transmitter circuits
(300), and a serial data signal from said second
transmitter circuits (300) to regulate a sampling clock so
as to have sampling timing at the center of data;

15 sampler and serial-parallel conversion circuits (730
and 740) that sample a serial data signal with a sampling
clock to convert it into a parallel data signal;

a second start-aligned detection circuit (750) that
compares the output of said sampler and serial-parallel
20 conversion circuits (730 and 740) with the second specific
signal string, prepares a regulation start signal with a
given pulse width indicating regulation of said DLL
circuit (720) when they accorded, distributes it to said
first data processing circuit (600), resets a regulation
25 finish signal, compares the output of said serial-parallel

conversion circuits (730 and 740) with a third specific signal string, and sets a regulation finish signal when they accorded;

5 a synchronizing circuit (760) that synchronizes the regulation finish signal with the system clock (CLKSYS) and outputs a read address start signal at such timing that the read address start signal is output after the output of said alignment circuit (650) was written into said m-address n-bit FIFO circuit (660) and yet before the
10 next data is written into the same address in said m-address n-bit FIFO circuit (660) of said plurality of said first data processing circuits (600);

15 a read address generation circuit (770) that stops when the read address start signal from this synchronizing circuit (760) is reset, and distributes the read addresses that is sequentially generated in circulation of the address 0 to the address (m-1), and yet simultaneously designate the same address for a plurality of said m-address n-bit FIFO circuits (660) of said first data
20 processing circuit (600) when a read address start signal from this synchronizing circuit (760) is set.

4. The high-speed transmission system having a low latency according to claim 3, including:

25 a first analogue PLL circuit (100) that distributes to

said first transmitter circuit (200) and said second transmitter circuit (300) the clock for transmission having a $n/2$ multiple frequency, which was synchronized with system clock (CLKSYS), and

5 a second analogue PLL circuit (500) that distributes to said first data processing circuit (600) and said second data processing circuit (700) the clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS).

10

5. The high-speed transmission system having a low latency according to claim 4, wherein, in said first analogue PLL circuit (100) and in said second analogue PLL circuit (500), the system clock (CLKSYS) in the send side and the system clock (CLKSYS) in the receive side are a synchronized clock, and the system clock (CLKSYS), or a signal having a given phase relation with the system clock (CLKSYS), or having the same or $1/$ integer frequency is set at a REF clock, including:

20 voltage control-type variable frequency oscillators (120 and 520) that oscillate at a $n/2$ multiple frequency; counters (130 and 530) that divides so that a REF clock has the same frequency as that of the system clock when the output of this voltage control-type variable frequency oscillators (120 and 520) is a $n/2$ multiple

25

10000153 120401

phase comparators (110 and 510) that make phase comparison between the output of these counters(130 and 530) and the REF clock to control a control voltage of said voltage control-type variable frequency oscillators (120 and 520) so that the phases and the frequency of the output of said counters(130 and 530) become equal to that of the REF clock.

6. The high-speed transmission system having a low latency according to claim 4, wherein, in said first data processing circuit (600) and said second data processing circuit (700) is omitted the second analogue PLL circuit (500) that distributes the clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS), and the output of the first analogue PLL circuit (100) in the send side is distributed to said first data processing circuit (600) and said second data processing circuit (700) via a driver (140), a transmission line (1000) and a receiver (540) as the clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS).

7. The high-speed transmission system having a low
25 latency according to claim 6, wherein the system clock

(CLKSYS) in the send side and the system clock (CLKSYS) in the receive side are not synchronized.

8. The high-speed transmission system having a low
5 latency according to claim 3, wherein said first
transmitter circuit (200) and said second transmitter
(300) includes:

pre-emphasis control circuits (230 and 330) that
increase an output multitude of drivers (240 and 340) when
10 a data signal is different from one that is behind one
data portion, and reduce it when it is the same; and
drivers (240 and 340) that generate a data signal pre-
emphasized according to the output of these pre-
emphasiscontrol circuit (230 and 330), of which pre-
15 emphasisquantity is selectable.

9. The high-speed transmission system having a low
latency according to claim 3, wherein said parallel-serial
conversion circuits (220 and
20 230; 320 and 330) include:

a $n/2:1$ multiplexer (220; 320) that includes a plurality
of $2:1$ multiplexer and registers (221) that are configured
of:

a selector (S0) that sets 2 bits of former-step flip-
25 flops (F30 and F31) at input, sets a clock (CK30) of the

10000453-126404

former-step flip-flops (F30 and F31) at a selection signal, selects output of the flip-flop (F30) for a first half period of the clock (CK30), and selects output of the flip-flop (F31) for the remaining half period; and

5 a flip-flop (F32) having a two-multiple frequency of the clock (CK30) that samples output of said selector (S0) with an edge of a clock (CK31) that differs in phase from a sampling edge of the clock (CK30), said $n/2:1$ multiplexer (220; 320) configured to continuously connect
10 said $2:1$ multiplexer and registers (221) so as to set the former-step register in a first step at said n -bit register (210) and to set the register of said $2:1$ multiplexer and registers (221) at the former-step register in a second step and more; and

15 a $2:1$ multiplexer (230; 330) that is configured of selectors (S40 and S41) that set at a selection signal a sampling clock (CK41) adapted so that a sampling edge of the last flip-flops (F40 and F41) of said $n/2:1$ multiplexer (220; 320) becomes a back edge, selects positive output
20 and negative output of the flip-flop (F40) for a former-half period of the sampling clock (CK41), and positive output and negative output of the flip-flop (F42) obtained by sampling the output of a flip-flop (F41) with the leading edge of the sampling clock (CK41) set at a
25 sampling edge for a latter-half period of the sampling

clock (CK41).

10. The high-speed transmission system having a low latency according to claim 3, wherein said sampler and
5 serial-parallel conversion circuits (630 and 640; 730 and 740) include:

a sampler and de-multiplexer (630; 730) that is configured of:

a flip-flop (F51) that samples a serial data signal with
10 the leading edge of a sampling clock (CK1) by keeping it at the center of data;

a flip-flop (F52) that samples a serial data signal with the back edge of the sampling clock (CK1) by keeping it at the center of data; and

15 a flip-flop (F53) that samples with the back edge of the sampling clock (CK1) the output of a flip-flop (F51) sampled with the leading edge; said sampler and de-multiplexer (630; 730) outputting the two parallel data signals sampled with timing of the output unified with the
20 back edge of the sampling clock (CK1);

a 1:n de-multiplexer (640) that is configured of a 1:4 de-multiplexer comprising:

a 1:n/4 de-multiplexer in which 1:2 de-multiplexers (641), which obtain two parallel data of which output
25 timing was unified with the back edge of the clock (CK2T),

10000153 120401
T0402 EST000T

were connected continuously in 0 (zero) step to plural steps, said 1:2 de-multiplexer comprising:

a counter (CNT61) that divides with the leading edge of the sampling clock (CK1);

5 flip-flops (F61 and F62) that samples the output of the flip-flop sampled with the back edge of the former-step sampling clock (CK1) unified using the leading edge and the back edge of a clock (CK2T) that is the output of this counter (CNT61); and

10 a flip-flop (F63) that samples with the back edge of the clock (CK2T) the output of the flip-flop (F61) sampled with the leading edge of the clock (CK2T);

a counter (CNT71) that prepares a clock (CK3T) divided half using the leading edge of the sampling clock of a
15 register (in the event of the zero step, the sampler and 1:2 de-multiplexer (630)) that is each output of these 1:n/4 de-multiplexers;

a counter (CNT72) that prepares a clock (CK4T) divided half using the back edge of the clock (CK3T);

20 a flip-flop (F71) that samples an input data signal with the leading edge of the clock (CK3T) for a former-half period of a clock (CK4T) and holds for a latter-half period of the clock (CK4T);

a flip-flop (F72) that samples with the back edge of
25 the clock (CK3T) for a former-half period of the clock

10000353 120401

(CK4T) and holds for a latter-half period of the clock (CK4T);

a flip-flop (F74) that samples an input data signal with the leading edge of the clock (CK3T) for a latter-half period of the clock (CK4T) and holds for a former-half period of the clock (CK4T);

a flip-flop (F75) that samples with the back edge of the clock (CK3T) for a latter-half period of the clock (CK4T) and holds for a former-half period of the clock (CK4T);

a flip-flop (F73) that samples the output of the flip-flop (F71) with the back edge of the clock (CK3T); and

a flip-flop (F76) that samples the output of the flip-flop (F74) with the back edge of the clock (CK3T).

11. The high-speed transmission system having a low latency according to claim 3, wherein said first start-aligned detection circuit (650) includes:

a first start-aligned conveyer circuit (651) that is configured of:

an OR circuit (OR81) that includes $2n$ conveyer circuits (CP1, ..., CP2n) that compare n bits (C0, ..., Cn-1), which are a first specific signal string, with n bits starting with each bit of $2n$ bits (D0, ..., D2n-1) of the output of said 1:n de-multiplexer (640) that is data), and

applies an OR to each output of the conveyer circuits (CP1, CP2, ..., CPn) that compared a bit string that starts with lead bits (D1, D2, ..., Dn) that come to be in a latter-half period of the clock (Ck4T) of 1:4 de-multiplexer (642) of
5 said 1:n de-multiplexer (640);

an OR circuit (OR82) that applies an OR to each output of the conveyer circuits (CPn+1, ..., CP2+n) that compared a bit string of which the last bit of each n bits starts with lead bits (Dn+1, ..., D2n-1 and D0) that become a bit
10 sampled for a former-half period of the clock (CK4T); and

a selector (S81) that selects the output of said OR circuit (OR81) for a former-half period of the clock (CK4T) and selects for a latter-half period of the clock (CK4T) that is a determination period of said OR circuit
15 (OR82);

a start-aligned control circuit (652) comprising:

flip-flops (F81 and F82) for synchronizing a regulation start signal with the clock (CK3T); and

a flip-flop (F83) that applies an AND to the negative
20 output of the flip-flop (F82) and the output of the flip-flop (F83), and set at the input a signal obtained by applying an OR to its output and the output of the selector (S81) of said first start-aligned conveyer circuit (651);

25 a lead bit position storage circuit (653) that is

10000153-120401
TOP SECRET

configured of:

n flip-flops with hold (R1,..., Rn) that set at the data input the output of the conveyer circuits (CP1, ..., CPn, fetch data for a former-half period of the clock (CK4T) and yet at the time that the output of said start-aligned control circuit (652) is under regulation, and holds in the other conditions;

n flip-flops (Rn+1,..., R2n) that set at the data input the output of the conveyer circuits (CPn+1, ..., CP2n), fetch data for a latter-half period of the clock (CK4T) and yet at the time that the output of said start-aligned control circuit (652) is under regulation, and holds in the other conditions.

12. The high-speed transmission system having a low latency according to claim 3, wherein said alignment circuit (650) is configured of:

an OR circuit group that applies an OR to the output of a free lead bit position storage circuit (653) and the output of the nth-bit lead bit position storage circuit (653) from the lead bit position of this lead bit position storage circuit (653);

n selectors (S91, S92,..., S9n) that select from the output of the 1:n de-multiplexer (640) n bits starting with two lead bits that the output of this OR circuit

group indicates, further select for a former-half period of the lock (CK4T) when the lead bits is D1, ..., Dn, and select for a latter-half period of the lock (CK4T) when the lead bits is Dn+1, ..., D2n and D0; and

5 flip-flops (F91, F92,..., F9n) that sample n bits of the output of these selector (S91, S92,..., S9n) with the back edge of the clock (CK3T).

13. The high-speed transmission system having a low
10 latency according to claim 3, wherein, from a m-address n-bit FIFO circuit (660) comprising:

a write address generation circuit (661) that inputs a signal obtained by applying an AND to the negative output of first (m-1) flip-flops out of m flip-flops connected
15 continuously, into a first flip-flop, and applies an INPUT and an AND to the regulation control signal (strt) of said start-aligned control circuit (652) of said first start-aligned detection circuit (650) in inputting the signal into the first flip-flop or all flip-flops; and

20 a m x n FIFO (662) having the address number m and the bit number n that writes the output of said alignment circuit (650) as the data input according to the write address, said m-way n-bit multiplexer (670) fetches n-bit data written in said m x n FIFO (662) according to the
25 read address.

10000153 120401
10402T EST0000T

14. The high-speed transmission system having a low latency according to claim 3, wherein said n-bit register (680) comprises n flip-flops (FD0, FD1, FD2, and FD3) that
5 write the output of said m-way n-bit multiplexer (670) with the system clock (CLKSYS).

15. The high-speed transmission system having a low latency according to claim 3, wherein said second data
10 processing circuit (700) includes:

a second start-aligned conveyer circuit (751) that is configured of:

an OR circuit (OR81) that includes 2n conveyer circuits (CP1,..., CP2n) that compare n bits, which are a second
15 specific signal string, with n bits starting with each bit of 2n bits (D0, ..., D2n-1) of the output of said 1:n de-multiplexer (740) that is data, and applies an OR to each output of conveyer circuits (CP1, CP2, ..., CPn) that compared a bit string starting with lead bits (D1, D2, ...,
20 Dn), of which the last bit of respective n bits comes to be in a latter-half period of the clock (Ck4T) of the 1:4 de-multiplexer of said 1:n de-multiplexer (740);

an OR circuit (OR82) that applies an OR to each output of the conveyer circuits (CPn+1,, ..., CP2+n) that compared
25 a bit string starting with lead bits (Dn+1, ..., D2n-1 and

10000153 120401

D0), of which the last bit of each n bits becomes a bit sampled for a former-half period of the clock (CK4T); and

a selector (S81) that selects the output of said OR circuit (OR81) for a former-half period of the clock (CK4T) and selects it for a latter-half period of the clock (CK4T) that is a determination period of said OR circuit (OR82);

a third start-aligned conveyer circuit (752) that is configured of:

10 an OR circuit (OR81) that includes the 2n conveyer circuits (CP1,..., CP2n) that compare n bits (C0, ..., Cn-1), which are a third specific signal string, with n bits starting with each bit of 2n bits (D0, ..., D2n-1) of the output of said 1:n de-multiplexer (740) that is data, and
15 applies an OR to each output of the conveyer circuits (CP1, CP2, ..., CPn) that compared a bit string starting with lead bits (D1, D2, ..., Dn), of which last bit of respective n bits comes to be in a latter-half period of the clock (Ck4T) of the 1:4 de-multiplexer of said 1:n
20 de-multiplexer (740);

an OR circuit (OR82) that applies an OR to each output of the conveyer circuits (CPn+1,, ..., CP2+n) that compared a bit string starting with lead bits (Dn+1, ..., D2n-1 and D0), of which the last bit of respective n bits becomes a
25 bit sampled for a former-half period of the clock (CK4T);

and

a selector (S81) that selects the output of said OR circuit (OR81) for a former-half period of the clock (CK4T) and selects it for a latter-half period of the
5 clock (CK4T) that is a determination period of said OR circuit (OR82);

a regulation control circuit (753) comprising:

a flip-flop (FB4) that applies an AND to the output of said second start-aligned conveyer circuit (751), and the
10 output of a plurality of flip-flops (FB2 and FB3) connected continuously that obtain the negative output delayed with the same output set at the input, and prepares a regulation start signal that is of differential waveform to distribute it to all said first data
15 processing circuits (600); and

a flip-flop (FB1) that sets at the input a signal obtained by applying an OR to a signal obtained by applying an AND to the negative signal of the regulation start signal and the output of the flip-flop (FB1), and
20 the output of the selector (S81) of said third start-aligned conveyer circuit (752), and prepares a regulation finish signal.

16. The high-speed transmission system having a low
25 latency according to claim 3, wherein said read address

10000512001
T04021"EST0001

generation circuit (770): sets at the input of the first flip-flop a signal obtained by applying an AND to the negative output of the first (m-1) flip-flops (FC2 to FC4) out of m flip-flops (FC2 to FC5) connected continuously; applies an INPUT and an AND to the read address start signal from a synchronizing circuit (760) in inputting a first or all flip-flops; and distributes to all said first data processing circuit (600) the prepared read address from m flip-flops (FC2 to FC5).

10

17. The high-speed transmission system having a low latency according to claim 3, wherein said parallel-serial conversion circuits (220 and 230; 320 and 330) comprise:

a $n/2:1$ multiplexer (220; 320) comprising a plurality of 2:1 multiplexer and registers (221) that are configured of:

a selector(S0) that sets 2 bits of the former-step flip-flops (F30 and F31) at the input, sets the clock (CK30) of the former-step flip-flops (F30 and F31) at the selection signal , selects the output of the flip-flop (F30) for a first-half period of the clock (CK30), and selects the output of the flip-flop (F31) for the remaining half period; and

a flip-flop (F32) that samples the output of said selector (S0) with the edge of the clock (CK31) having a

1000433-120491

2-multiple frequency of the clock (CK30), which differs in phase from the sampling edge of the clock(CK30), said n/2:1 multiplexer (220; 320) configured to continuously connect said 2:1 multiplexer and registers (221) so as to
5 set the register in the former-step of the first step at said n-bit register (210), and to set the register of said 2:1 multiplexer and register (221) at the former-step in the second step and more;

10 a 2:1 multiplexer (230; 230) that is configured of selectors (S40 and S41) that set at the selection signal the sampling clock (CK41) adapted so that the sampling edge of the last flip-flop (F40 and F41) of said n/2:1 multiplexer (220; 320) becomes the back edge, select and output the positive output and the negative output of the
15 flip-flop (F40) for a former-half period of the sampling clock (CK41), and the positive output and the negative output of the flip-flop (F42) obtained by sampling the output of the flip-flop (F41) by setting the leading edge of the sampling clock (CK41) as a sampling edge for a
20 latter-half period of the sampling clock (CK41), and wherein said sampler and serial-parallel conversion circuits (630 and 640; 730 and 740) include:

a sampler and 1:2 de-multiplexer (630; 730) that is configured of:

25 a flip-flop (F51) that samples a serial data signal with

the leading edge of the sampling clock (CK1) by keeping it at the center of data;

a flip-flop (F52) that samples it with the back edge of the sampling clock (CK1); and

5 a flip-flop (F53) that samples with the leading edge of the sampling clock (CK1) the output of the flip-flop (F51) sampled with the leading edge; said sampler and 1:2 de-multiplexer (630; 730) outputting two parallel data signals sampled by unifying the timing of the output with
10 the back edge of the sampling clock (CK1); and

a 1:n de-multiplexer (640) that is configured of a 1:4 de-multiplexer (642) comprising:

1:n/4 de-multiplexer in which 1:2 de-multiplexers (641) were continuously connected in 0(zero) step to plural
15 steps, said 1:2 de-multiplexer (641) comprising:

a counter (CNT61) that divides with a leading edge of the sampling clock (CK1);

flip-flops (F61 and F62) that sample the output of the flip-flop sampled by unifying with the back edge of the
20 former-step sampling clock (CK1), using

the leading edge and the back edge of the clock (CK2T) that is the output of this counter (CNT61); and

a flip-flop (F63) that samples with the back edge of the clock (CK2T) the output of the flip-flop (F61) sampled
25 with the leading edge of the clock (CK2T), said 1:2 de-

10000153 120401

multiplexer (641) obtaining two parallel data signals of which the timing of the output was unified with the back edge of the clock (CK2T);

5 a counter (CNT71) that prepares a clock (CK3T) divided half, using the leading edge of the sampling clock of the register (in the event of zero step, the sampler and 1:2 de-multiplexer (630)) that is each output of this 1:n/4 de-multiplexer;

10 a counter (CNT72) that prepares a clock (CK4T) divided half, using the back edge of the clock (CK3T);

a flip-flop (F71) that samples the input data signal with the leading edge of the clock (CK3T) for a former-half period of the clock (CK4T) to hold for a latter-half period of the clock (CK4T);

15 a flip-flop (F72) that samples with the back edge of the clock (CK3T) for a former-half period of the clock (CK4T) to hold for a latter-half period of the clock (CK4T);

20 a flip-flop (F74) that samples the input data signal with the leading edge of the clock (CK3T) for a latter-half period of the clock (CK4T) to hold for a former-half period of the clock (CK4T);

a flip-flop (F75) that samples with the back edge of the clock (CK3T) for a latter-half period of the clock (CK4T) to hold for a former-half period of the clock (CK4T);

25

10000153 120401

a flip-flop (F73) that samples the output of the flip-flop (F71) with the back edge of the clock (CK3T); and

a flip-flop (F76) that samples the output of the flip-flop (F74) with the back edge of the clock (CK3T), and

5 where said first start-aligned detection circuit (650) includes:

a first conveyer circuit (651) that is configured of:

an OR circuit (OR81) that includes $2n$ conveyer circuits (CP1,..., CP2n) that compare n bits (C0, ..., Cn-1), which are
10 a first specific signal string, with n bits starting with each bit of $2n$ bits (D0, ..., D2n-1) of the output of said 1:n de-multiplexer (640) that is data, and applies an OR to each output of the conveyer circuits (CP1, CP2, ..., CPn) that compared a bit string starting with lead bits (D1, D2,
15 ..., Dn), of which the last bit of respective n bits comes to be in a latter-half period of the clock (Ck4T) of 1:4 de-multiplexer (642) of said 1:n de-multiplexer (640);

an OR circuit (OR82) that applies an OR to each output of the conveyer circuits (CPn+1,, ..., CP2+n) that compared
20 a bit string starting with lead bits (Dn+1, ..., D2n-1 and D0), of which the last bit of respective n bits becomes a bit sampled for a former-half period of the clock (CK4T); and

a selector (S81) that selects the output of said OR
25 circuit (OR81) for a former-half period of the clock

10000453 120404

(CK4T) and selects for a latter-half period of the clock (CK4T) that is a determination period of said OR circuit (OR82);

5 a start-aligned control circuit (652) comprising: flip-flops (F81 and F82) for synchronizing the regulation start signal with the clock (CK3T); and

10 a flip-flop (F83) that applies an AND to the negative output of the flip-flop (F82) and the output of the flip-flop (F83), and sets at the input a signal obtained by applying an OR to its output and the output of the selector (S81) of said first start-aligned conveyer circuit (651);

a lead bit position storage circuit (653) that is configured of:

15 n flip-flops with hold (R_1, \dots, R_n) that set at the data input the output of the conveyer circuits (CP_1, \dots, CP_n), fetch data for a former-half period of the clock (CK4T) and yet at the time that the output of said start-aligned control circuit (652) is under regulation, and hold in the other conditions; and

20 n flip-flops (R_{n+1}, \dots, R_{2n}) that set at the data input the output of the conveyer circuits (CP_{n+1}, \dots, CP_{2n}), fetch data for a latter-half period of the clock (CK4T) and yet at the time that the output of said start-aligned control circuit (652) is under regulation, and hold in the

10000153-120491

other conditions; and

wherein said alignment circuit (650) includes:

an OR circuit group that applies an OR to the output of
the free lead bit position storage circuit (653), and the
5 output of the n-th lead bit position storage circuit (653)
from the lead bit position of this lead bit position
storage circuit (653),

n selectors (S91, S92,..., S9n) that select n bits
starting with the lead bit that the output of this OR
10 circuit group indicates from the output of the 1:n de-
multiplexer (640), further select for a former-half of the
clock (CK4T) when the lead bit is D1,..., Dn, and select for
a latter-half of the clock (CK4T) when the lead bit is
Dn+1,..., D2n and D0; and flip-flops (F91, F92,..., F9n)
15 that sample n bits of the output of these selectors (S91,
S92,..., S9n) with the back edge of the clock (CK3T), and
wherein said m-way n-bit multiplexer (670) fetches from a
m-address n-bit FIFO circuit (660) comprising:

a write address generation (661) that inputs into the
20 first flip-flop a signal obtained by applying an AND to
the negative output of the first (m-1) flip-flops out of m
flip-flops connected continuously, and applies an INPUT
and an AND to the regulation control signal (strt) of said
start-aligned control circuit (652) of said first start-
25 aligned detection circuit (650) in inputting the first

100000153 120401

a m x n FIFO (662) having the address number m and the bit number n that writes the output of said alignment circuit (650) as the data input according to the write address, n-bit data written in said m x n FIFO (662) according to the write address; and

10 wherein said second data processing circuit (700)
includes:

a third start-aligned conveyer circuit (752) that compares the output of the 1:n de-multiplexer (740) of said second data processing circuit (700) with the third specific signal string as the input; and

a flip-flop (FB4) that applies an AND to the output of said second start-aligned conveyer circuit (751) and the output of a plurality of flip-flops (FB2 and FB3) connected continuously, which obtain the negative output delayed in inputting the same output, and prepares the

regulation start signal that is of a differential waveform to distribute it to all said first data processing circuit (600); and

5 a flip-flop (FB1) that sets at the input a signal obtained by applying an OR to a signal obtained by applying an AND to the negative signal of the regulation start signal and the output of the flip-flop (FB1), and the output of the selector (S81) of said third start-aligned conveyer circuit (752), and prepares the
10 regulation finish signal; and

wherein said read address generation circuit (770) sets at the input of the first flip-flop a signal obtained by applying an AND to the negative output of the first (m-1) flip-flops (FC2 to FC4) out of the m flip-flops (FC2 to
15 FC5) connected continuously, applies an INPUT and an AND to the read address start signal from the synchronizing circuit (760) in inputting the first or all flip-flops, and distributes to all said first data processing circuit (600) the read address prepared from the output of the m
20 flip-flops (FC2 to FC5), and

wherein, when the time became maximized that: the first specific signal string and the third specific signal string were output simultaneously from said second transmitter circuit(300); the first specific signal string
25 was detected in said first start-aligned detection circuit

10000453-120401

(650) via said first transmitter circuit (200), a transmission line (800), a receiver (610), a sampler and 1:2 de-multiplexer (630) of said first data processing circuit (600), and the 1:n de-multiplexer (640); and the
5 signal string ranging the next bit to n bits was extracted in said alignment circuit (650) and was written into said m-address n-bit FIFO circuit (660), even though the time became minimized that: the third specific signal string was detected as the third specific signal string in said
10 second start-aligned detection circuit (750) via said second transmitter circuit (300), a transmission line (900), a receiver (710), a sampler and 1:2 de-multiplexer (730) of said second data processing circuit (700), and a 1:n de-multiplexer (740); the read address was generated
15 via said synchronizing circuit (760) and said read address generation circuit (770); and the data was written into said n-bit register (680) via said m-way n-bit multiplexer (670) by this read address, so that said m-address n-bit FIFO circuit (660) writes the data more later than the
20 signal string reaches said n-bit register (680) via said m-way n-bit multiplexer (670), the number of the flip-flops of said synchronizing circuit (760) was increased, when the time became minimized that: the first specific signal string was detected in the first start-aligned
25 detection circuit (650) via said first transmitter circuit

10000153-120401

(200), a transmission line (800), a receiver (610), a
sampler and 1:2 de-multiplexer (630) of said first data
processing circuit (600) and the 1:n de-multiplexer (640);
and the bits starting with the next bit to the (m x n
5 +1)th bit from the next bit, which was again written into
the address 0 after circulation of the address of the m-
address n-bit FIFO circuit (660), were extracted in said
alignment circuit (650) and were written into the address
0 of said m-address n-bit FIFO circuit (660), even though
10 the time became maximized that: the third specific signal
string was detected as the third specific signal string in
said second start-aligned detection circuit (750) via said
second transmitter circuit (300), a transmission line
(900), a receiver (710), a sampler and 1:2 de-multiplexer
15 (730) of said second data processing circuit (700), and a
1:n de-multiplexer (740); the read address was generated
via said synchronizing circuit (760) and said read address
generation circuit (770); and its read address was written
into said n-bit register (680) via said m-way n-bit
20 multiplexer (670), so that the m-address n-bit FIFO
circuit 660 writes the n-bit data starting with the bit
next to the first specific signal string more earlier
than the signal string is written into said n-bit register
(680) via said m-way n-bit multiplexer (670), the flip-
25 flop number of said synchronizing circuit (760) was

FOUO 153-20401

increased, and so as to satisfy two conditions, the address number of said m-address n-bit FIFO (660) was set at m.

5 18. The high-speed transmission system having a low latency according to claim 17, wherein said second start-aligned conveyer circuit (751) comprises a n-input OR circuit that sets the second specific signal string at all signal strings including 1, and applies an OR to all
10 output of said 1:n de-multiplexer (740) of said second data processing circuit (700).

19. The high-speed transmission system having a low latency according to claim 18, wherein selectors (S91, ..., S9n) of said alignment circuit (650) of said first data
15 processing circuit (600) are controlled so that selectors (S91, ..., S9n) are valid when the regulation control signal (strt) of said alignment circuit (650) was set, and they are invalid when it was reset.

20

20. The high-speed transmission system having a low latency according to claim 17, further including a first analogue PLL circuit (100) that distributes to said first transmitter circuit (200) and said second transmitter
25 circuit (300) a clock for transmission having a $n/2$

10000453.10404

multiple frequency, which was synchronized with the system clock (CLKSYS); and

including a second analogue PLL circuit (500) that distributes to said first data processing circuit (600) and said second data processing circuit (700) a clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS).

21. The high-speed transmission system having a low latency according to claim 20, wherein said first analogue PLL circuit (100) in which the system clock (CLKSYS) in the send side and the system clock (CLKSYS) in the receive side thereof are a synchronized clock, sets at REF clock input the system clock (CLKSYS) or a signal having the same or a $1/\text{integer}$ frequency, which has a given phase relation with the system clock (CLKSYS), said first analogue PLL circuit (100) including:

a voltage control-type variable frequency oscillator (120) that oscillates at a $n/2$ multiple frequency of the system clock (CLKSYS);

a counter (130) that divides when output of this voltage control-type variable frequency oscillator (120) is a $n/2$ multiple frequency of the system clock (CLKSYS) so that the output has the same frequency as the system clock (CLKSYS); and

a phase comparator (110) that makes phase comparison between the output of this counter(130) and the REF clock to control a control voltage of said voltage control-type variable frequency oscillator (120) so that the phases of the output of said counter(130) and the frequency of the REF clock become the same.

22. The high-speed transmission system having a low latency according to claim 21, wherein in said first data processing circuit (600) and in said second data processing circuit (700) is omitted the second analogue PLL circuit (500) distributing the clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS), and

wherein the output of the first analogue PLL circuit (100) in the send side is distributed to said first data processing circuit (600) and said second data processing circuit (700) via the driver (140), the transmission line (1000) and the receiver(540) as the clock for transmission having a $n/2$ multiple frequency, which was synchronized with the system clock (CLKSYS).

23. The high-speed transmission system having a low latency according to claim 22, wherein the system clock (CLKSYS) in the send side and the system clock (CLKSYS) in

the receive side are not synchronized.

24. The high-speed transmission system having a low latency according to claim 17, wherein said pre-emphasis control circuits (230 and 330) are configured of:
- a flip-flop (F43) that samples and fetches the positive output of the flip-flop (F40) of said $n/2:1$ multiplexer (220 and 320) with the leading edge of the sampling clock (CK41);
 - 10 a flip-flop (F44) that samples and fetches the positive output of the flip-flop (F41) with the back edge of the sampling clock (CK41) and yet at the next cycle; and
 - selectors (S42 and S43) that select the positive output and the negative output of the flip-flop (F44) for
 - 15 a former-half period by setting an inverse signal of the sampling clock (CK41) at the selection signal and obtains the positive output and the negative output of the flip-flop (F43) for a latter-half period, and
 - wherein, to the selectors (S40 and S41) which select the
 - 20 positive output and the negative output of the flip-flop (F40) for a former-half period and select the positive output and the negative output of the flip-flop (F42) for a latter-half period as a normal output signal, is output the output with output amplitude of the drivers (240 and
 - 25 340) increased when the negative output of the selector

1000153-120401

(S42) is the same as the positive output of the selector
(S40), and the output with the output amplitude reduced
when it is different, and yet selection can be made from a
plurality of pre-emphasis quantity, including no change in
5 magnitude of the amplitude.

10000153-120491